



SERIAL I/O, TIMER, AND INTERFACE CAPABILITIES OF THE MC68901 MULTIFUNCTION PERIPHERAL

Prepared by
Geoff Brown
System Applications Engineer
Motorola, Inc.
Austin, Texas

INTRODUCTION

This application note illustrates a system which utilizes several functions of the MC68901 Multifunction Peripheral (MFP). The utilized functions include: 1) USART serial I/O, 2) utilization of internal timers to generate the serial I/O baud rate, 3) utilization of internal timers to generate external interrupts, and 4) use of general purpose I/O pins to provide a cassette interface.

Other general control signal connections are also illustrated. These include: system clock, R/\bar{W} , \bar{IRQ} , \bar{DTACK} , \bar{IACK} , \bar{DS} , \bar{CS} , and timer clock external connections (XTAL1 and XTAL2).

A schematic diagram of the actual hardware used in this application note is shown in Figure 1 at the end of this document. In addition to Figure 1, a listing of the software used with the application is also provided at the end of this document.

HARDWARE CONSIDERATIONS

The hardware shown in Figure 1 uses the MC68008 microprocessor unit (MPU) to control the system; that is, address, data, function codes, data and address strobes, etc. The MC68901 MFP then provides the interrupt and interrupt vectors for the MPU. Eight MCM6665 RAM devices are used to demonstrate the requirement for refresh timing (\bar{RAS} and \bar{CAS}). The ROM is implemented in EPROM. Miscellaneous glue parts then tie the system together.

ADDRESS DECODING

Because the addressing range of the MC68008 far exceeds the needs of this application, it is possible to use a simple address decoding scheme. An SN74LS138 3-to-8 demultiplexer (U19) is used to divide the address map into eight 128K

segments. Three of these eight segments are assigned to RAM, the MC68901 MFP, and ROM respectively. RAM begins at \$00000, MC68901 MFP begins at \$20000, and ROM (EPROM) begins at \$A0000. The other five segment select control lines are available for expansion.

One problem associated with placing system ROM at any segment other than the bottom of memory is that the MC68008 looks at location \$00000 for its reset vector; however, it is impractical to place ROM at the bottom of the memory map because this would prohibit dynamic interrupt vector programming. This can be resolved by mapping the ROM to the lower portion of memory at reset. In this application, an SN74LS164 shift register (U18) is used to force selection of ROM for the first eight memory cycles after reset to allow the processor to fetch the reset vector and supervisor stack pointer from ROM. When QH of the SN74LS164 shift register is low, selection of ROM is automatic and selection of RAM is inhibited. Once QH goes high, selection proceeds in a normal fashion. U18 is reset whenever \bar{HALT} and \bar{RESET} are both active (the system reset condition). Once \bar{RESET} or \bar{HALT} become inactive, a logic one is shifted into U18 by the rising edge of \bar{AS} . After eight memory cycles QH goes high and ROM returns to its normal location in the memory map.

RAM CONTROLS

A second SN74LS164 (U17) is used to generate the \bar{RAS} , \bar{CAS} , MUX, and \bar{DTACK} signals. The \bar{RAS} , \bar{CAS} , and MUX signals provide control of the dynamic RAM, and \bar{DTACK} is applied to the MPU to indicate access to the RAM and ROM. Shift register U17 is inhibited from shifting by \bar{TACK} cycles and by memory cycles to the MC68901. For all other memory cycles, the shift register is allowed to shift and generate \bar{DTACK} . Notice that \bar{DTACK} is automatically

generated for all areas of memory other than that assigned to the MC68901 and that only one \overline{DTACK} time is generated (500 nanoseconds after \overline{AS}). System performance could be improved by optimizing dynamic RAM sequencing and \overline{DTACK} generation. \overline{RAS} is generated for all memory cycles while \overline{CAS} is enabled by selection of RAM. By generating \overline{RAS} for all memory cycles it is possible to refresh RAM by executing instructions out of ROM (software refresh). Address multiplexing for the dynamic RAM is accomplished with two SN74LS157 two-input multiplexers (U1 and U2).

MC68008/MC68901 INTERFACE

Interfacing the MC68901 is fairly simple. \overline{RESET} , \overline{DS} , R/\overline{W} , and D0-D7 on the MC68901 connect directly to the corresponding pins on the MC68008. RS1-RS5 on the MC68901 connect to the A1-A5 pins on the MC68008. Chip select (\overline{CS}) is generated by qualifying the memory segment signal from U19 with \overline{AS} . \overline{DTACK} is gated with the QD output from U17 and passed to the MC68008. The preceding signals are the only ones that are required for interfacing the MPU with the MFP. In addition, this application utilizes the interrupt capability of the MC68901. The \overline{IRQ} line of the MC68901 is connected directly to both of the MC68008 \overline{IPL} pins. This corresponds to a level seven interrupt (a non-maskable interrupt; NMI). Because this application uses the MC68901 to time dynamic refresh intervals, it is imperative that the \overline{IRQ} interrupt be of the highest priority. If the interrupt capabilities of the MC68901 are to be more fully exploited it is important that no interrupt level be implemented that is higher than the one used for software refresh. The user must never disable or mask the refresh interrupt as this will result in the loss of data. \overline{TACK} for the MC68901 is generated when the three function codes (FC2-FC0) and A3, A2, and A1 are all high.

For the purpose of baud rate generation, a 2.4576 MHz crystal is connected to the MC68901. Timer C (TCO) is externally connected to the receiver clock (RC) and timer D (TDO) is externally connected to the transmitter clock (TC). Although the software included with this application assumes that the receiver and transmitter clocks operate at the same frequency, the MFP allows for separate clocks.

RESET AND TIMING

The MC68008 requires that an external reset must be applied for at least 100 milliseconds to allow stabilization of the on-chip circuitry and system clock. In this application, system reset is caused at powerup by an MC1455 timer circuit output or it can be generated via a debounced switch. The outputs of the timer and the switch are buffered by open-collector drivers (U27) the outputs of which are connected to \overline{HALT} and \overline{RESET} .

System timing is provided by a 16 MHz oscillator (U20) which is divided by the two flip flops of U21 to provide 8 MHz (CLK8) and 4 MHz (CLK4) on-chip clocks. The 4 MHz clock is used only by the MC68901 which does not require that its clock be of the same frequency or phase as the system clock.

CASSETTE INTERFACE

Two general purpose I/O lines of the MC68901 (I5 and I6) are used for the cassette interface. Data is transmitted and received as square waves. The length of a single cycle of the square wave determines whether a "1" or a "0" is being transferred.

Data for the cassette interface is output at I6 of the MFP.

This output drives a resistor network which divides the voltage by approximately 10. The cassette data output line is then connected to the microphone input of a cassette recorder.

Data to be received from the cassette tape player is shaped in a comparator, U30A. Two IN914 diodes limit the voltage swing to the input of the comparator. The second comparator (U30B) is used to invert the output of U30A. Inversion may or may not be needed depending on whether or not the cassette plays back an inverted signal. The software in this application note assumes that the signal is not inverted. Comparator U30A provides one level of inversion so if the cassette tape player does not provide a level of inversion then a second one must be provided by U30B. The output of comparator U30A is connected to I5 of the MFP (unless U30B is needed).

SOFTWARE

There are six basic software routines included with this application note: MC68901 initialization, software dynamic RAM refresh, transmit character to and receive character from the serial port, transmit character to and receive character from cassette tape. This software represents the basic core of hardware dependent routines necessary for this system.

MC68901 INITIALIZATION

Initialization of the MC68901 consists of starting the serial communication clocks, loading the USART control register, and enabling the refresh clock interrupt. Timers C and D are used for serial receiver and transmitter clocks. In this application both timers are programmed for 9600 baud operation. The 2.4576 MHz reference clock is divided by 128 by loading \$02 into both data registers C and D and by starting timers C and D in the divide-by-64 mode. The USART control register is initialized to operate in the divide-by-16 mode ($2.4576 \text{ MHz}/128 \times 16 = 9600 \text{ Hz}$). In addition, the proper serial communications protocol must be loaded into the USART control register. In this case the USART is programmed for asynchronous communication with: 1 start bit, 1½ stop bits, and odd parity.

In order to facilitate software refresh of dynamic RAM, the MC68901 interrupt vector is initialized and the timer B interrupt enable and mask bits are set. The timer B output serves as the refresh clock.

SOFTWARE REFRESH

Software refresh consists of accessing 128 consecutive memory locations at regularly timed intervals. In this case, it is accomplished by executing 64 NOP instructions of which each requires two memory fetches. The software refresh program is written as a subroutine which may be called at any time to force a refresh. The refresh subroutine resets timer B (the refresh clock) and executes 64 NOP instructions. Timer B is programmed to generate interrupts every 2 milliseconds. The interrupt routine consists simply of a call to the refresh subroutine. One of the main concerns with software refresh is that programs that have critical timing loops (for example the cassette tape interface routines) could be interrupted for refresh if care were not taken. In order to avoid problems, the refresh routine is written so that an interrupt may be forced before a critical timing loop. The user may then be certain that an interrupt will not occur for at least 1.8 milliseconds. A call to the refresh subroutine should be included in any reset routine in order to preclude loss of data.

SERIAL I/O

Both the receive and transmit routines check for break by reading a bit in the receiver status register. If a break is received at any time during serial communications then a jump to a BREAK character handler routine is made. The exact nature of this subroutine is undefined in this application note but it could consist of transmitting a message and then returning to the user's monitor. The transmit routine also checks for a control-W character and halts if one is received. Transmission is then resumed if any character is received. For serial communications, the divide-by-16 mode (a USART control bit) should be used since it results in increased noise rejection. In order to operate the USART in the divide-by-1 mode the receiver clock must be synchronized externally to the received data.

CASSETTE TAPE INTERFACE SOFTWARE

Data is transmitted to the cassette through GPIF6 (bit 6 of the general purpose input/output port control register) and

received through GPIF5 (bit 5 of the general purpose input/output port control register). Data is recorded as a sequence of single cycle square waves with a 500 microsecond period representing a logic one and a one millisecond period representing a logic zero. Before any critical timing loop is executed, in either the transmit or receive routine, a branch to the refresh software is made in order to guarantee that the timing loop will not be interrupted. Timer A of the MC68901 is used for period measurement in both routines. The transmit routine transmits a single byte with the most significant bit first. It is assumed that the first byte of any data stream to be transmitted will be a synchronizing character. In this case the receive routine assumes the synchronizing character to be an ASCII S. The receive routine measures the period length of all incoming square waves in order to generate a bit stream. A simple synchronization routine is included in the program which scans the bit stream for an S. After synchronization data, bytes are assembled from each successive 8-bit block.

```

3      *
4      *
5      * 68901 I/O ROUTINES INCLUDING:
6      * TRANSMIT CHARACTER THROUGH SERIAL PORT,
7      * RECEIVE CHARACTER FROM SERIAL PORT,
8      * TRANSMIT CHARACTER TO TAPE,
9      * RECEIVE CHARACTER FROM TAPE,
10     * AND SOFTWARE REFRESH FOR RAM.
11     *
12     *
13     00001000      ORG      $1000
14     00020000      BASE    EQU      $20000      MFP BASE ADDRESS
15     00020001      GPIP    EQU      BASE+$01     GENERAL PURPOSE I/O
16     00020003      AER     EQU      BASE+$03     ACTIVE EDGE
17     00020005      DDR     EQU      BASE+$05     DATA DIRECTION
18     00020007      IERA    EQU      BASE+$07     INTERRUPT ENABLE A
19     0002000B      IPRA    EQU      BASE+$0B     INTERRUPT PENDING A
20     00020013      IMRA    EQU      BASE+$13     INTERRUPT MASK A
21     00020017      VR      EQU      BASE+$17     VECTOR
22     00020019      TACR    EQU      BASE+$19     TIMER A CONTROL
23     0002001B      TBCR    EQU      BASE+$1B     TIMER B CONTROL
24     0002001D      TCDCR   EQU      BASE+$1D     TIMER C/D CONTROL
25     0002001F      TADR    EQU      BASE+$1F     TIMER A DATA
26     00020021      TBDR    EQU      BASE+$21     TIMER B DATA
27     00020023      TCDR    EQU      BASE+$23     TIMER C DATA
28     00020025      TDDR    EQU      BASE+$25     TIMER D DATA
29     00020029      UCR     EQU      BASE+$29     USART CONTROL
30     0002002B      RSR     EQU      BASE+$2B     RECEIVER STATUS
31     0002002D      TSR     EQU      BASE+$2D     TRANSMITTER STATUS
32     0002002F      UDR     EQU      BASE+$2F     USART DATA
33     00000017      CTLW    EQU      $17
34     *
35     *      INITIALIZE 68901
36     *      START TRANSMITTER AND RECEIVER CLOCKS
37     *      FOR 9600 BAUD COMMUNICATION
38     *      LOAD USART CONTROL REGISTER
39     *      INITIALIZE REFRESH INTERRUPT VECTOR
40     *
41
42     00001000 13FC00020002 INIT  MOVE.B  #$02,TCDR  1/2 TRANSMITTER CLOCK
43              0023
44     00001008 13FC00020002      MOVE.B  #$02,TDDR  1/2 RECEIVER CLOCK
45              0025
46     00001010 13FC00110002      MOVE.B  #$11,TCDCR  DIVIDE BY 4
47              001D
48     00001018 13FC00940002      MOVE.B  #$94,UCR   ODD PARITY,1 1/2 STOP,
49              0029
50              *
51              *      1 START, ASYNC, 8 BITS
52              *      1/16 FOR 9600 BAUD
53     00001020 13FC00010002      MOVE.B  #$01,RSR   START RECEIVER CLOCK
54              002B
55     00001028 13FC00050002      MOVE.B  #$05,TSR   START TRANSMITTER CLOCK
56              002D

```

```

51          *
52          *      INITIALIZE REFRESH INTERRUPT
53          *
54 00001030 13FC00C00002      MOVE.B  #$C0,VR      LOAD MFP VECTOR REG
                    0017
55 00001038 21FC000010E8      MOVE.L  #RFR2,$320  LOAD INT VECTOR
                    0320
56 00001040 08F900000002      BSET.B  #0,IERA      ENABLE TIMER B INT
                    0007
57 00001048 08F900000002      BSET.B  #0,IMRA      SET MASK BIT
                    0013
58          *
59          *      REFRESH SUBROUTINE TO ALLOW SOFTWARE
60          *      TO FORCE AN EARLY REFRESH
61          *
62 00001050 42390002001B REFRESH CLR.B  TBCR      STOP TIMER B
63 00001056 13FC00310002      MOVE.B  #49,TBDR      LOAD TIMER B DATA REG
                    0021
64 0000105E 13FC00060002      MOVE.B  #6,TBCR      START TIMER B 1/100
                    001B
65          00004E71      NOP      EQU      $4E71
66 00001066 00004E71      RFI      DCB.W  64,NOP      64 NOPs
67 000010E6 4E75          RTS
68 000010E8 6100FF7C      RFR2     BSR RFI      INTERRUPT HANDLER
69 000010EC 4E73          RTE      FOR REFRESH
70

```

```

72      *
73      *      INPUT CHARACTER FROM SERIAL PORT INTO D0
74      *
75      000010EE 083900030002 INCHNE BTST.B #3,RSR      (INCH NO ECHO)
              002B
76      *
77      000010F6 6658          BNE.S   BREAK          CHECK FOR BREAK
78      000010F8 083900070002 BTST.B   #7,RSR          GO PROCESS IT
              002B          CHECK FOR CHARACTER
79      00001100 67EC          BEQ.S   INCHNE         IF NOT READY
80      00001102 10390002002F MOVE.B   UDR,D0         READ DATA SIDE
81      00001108 0200007F     AND.B   #$7F,D0        DROP PARITY BIT
82      0000110C 4E75          RTS
83      *
84      *      SEND CHARACTER IN D0.B TO SERIAL PORT
85      *
86      0000110E 6134          OUTCH  BSR.S   CHKBRK     CHECK FOR BREAK
87      00001110 083900070002 BTST.B   #7,TSR     BUFFER EMPTY
              002D
88      00001118 67F4          BEQ.S   OUTCH          STILL NOT READY
89      0000111A 13C00002002F MOVE.B   D0,UDR     SEND CHARACTER
90      *
91      *      CHECK FOR CONTROL W
92      *
93      00001120 083900070002 BTST.B   #7,RSR     READ STATUS
              002B
94      00001128 6718          BEQ.S   CTLW9         CHAR NOT READY
95      0000112A 12390002002F MOVE.B   UDR,D1     READ CHARACTER
96      00001130 0C010017     CMP.B   #CTLW,D1
97      00001134 660C          BNE.S   CTLW9         NOT CNTL/W
98      00001136 610C          BSR.S   CHKBRK     CHECK FOR BREAK
99      00001138 083900070002 BTST.B   #7,RSR     READ STATUS
              002B
100     00001140 67F4          BEQ     CTLWH          WAIT FOR ANY CHAR
101     *
102     00001142 4E75          CTLW9  RTS            TO CONTINUE
103     *
104     *      CHECK FOR BREAK ON SERIAL PORT
105     *
106     00001144 083900030002 CHKBRK BTST.B   #3,RSR     READ STATUS
              002B
107     0000114C 6602          BNE.S   BREAK
108     0000114E 4E75          RTS
109     *
110     *      WHAT TO DO WHEN THE BREAK IS PRESSED
111     *
112     *
113     00001150 083900070002 BREAK BTST.B   #7,TSR     CHECK "TRANSMIT READY"
              002D
114     00001158 67F6          BEQ.S   BREAK         WAIT FOR READY
115     0000115A 10390002002F MOVE.B   UDR,D0     READ CHARACTER
116     00001160 083900030002 BTST.B   #3,RSR     BREAK BUTTON RELEASED?
              002B
117     00001168 66E6          BNE     BREAK         NO... KEEP LOOPING
118     *
119     *      USER SHOULD INSERT BREAK HANDLER HERE
120     *
121     0000116A 4E75          RTS

```

```

123          *
124          *      TRANSMIT CHARACTER IN D2 TO TAPE
125          *
126          *      A LOGIC '0' IS RECORDED AS ONE SQUARE WAVE
127          *      PERIOD OF 1 MILLISECOND DURATION.  A LOGIC
128          *      '1' IS RECORDED AS ONE SQUARE WAVE PERIOD
129          *      OF 500 MICROSECOND DURATION.
130          *
131 0000116C 08F900060002 TAPE0 BSET.B #6,DDR      SET GPI6 AS OUTPUT
132          0005
132 00001174 08F900050002          BSET.B #5,IERA    ENABLE TIMER A INTERRUPT
133          0007
133 0000117C 103C0001          MOVE.B #1,D0      STOP BIT INTO D0
134 00001180 E31A          TAPE01 ROL.B #1,D2      DATA BIT INTO D2
135 00001182 6100FECC          BSR REFRESH      FORCE REFRESH
136 00001186 6148          BSR.S TTST          WAIT UNTIL PULSE DONE
137 00001188 13FC00000002          MOVE.B #$00,TACR  HALT TIMER A
138          0019
138 00001190 123C000A          MOVE.B #10,D1      TIMER COUNT FOR 1
139
140
141 00001194 6606          BNE.S TAPE02      YES
142 00001196 06810000000A          ADDI.L #10,D1    NO. TIMER COUNT FOR 0
143 0000119C 13C10002001F TAPE02 MOVE.B D1,TADR  SET TIMER PRELOAD
144 000011A2 08F900060002          BSET.B #6,GPIP    SEND 1 TO TAPE
145          0001
145 000011AA 13FC00050002          MOVE.B -#$05,TACR  START TIMER A 1/64
146          0019
146 000011B2 611C          BSR.S TTST          WAIT UNTIL PULSE DONE
147 000011B4 423900020019          CLR.B TACR      HALT TIMER
148 000011BA 08B900060002          BCLR.B #6,GPIP    SEND 0 TO TAPE
149          0001
149 000011C2 13FC00050002          MOVE.B #$05,TACR  START TIMER A 1/64
150          0019
150 000011CA E300          ASL.B #1,D0      SENT 8 BITS?
151 000011CC 66B2          BNE TAPE01      NO, CONTINUE
152 000011CE 4E75          RTS
153          *
154          *      TIMER TEST
155          *
156 000011D0 0C3900000002 TTST    CMP.B #0,TACR    TIMER RUNNING?
157          0019
157 000011D8 6712          BEQ.S TTST1      NO, RETURN
158 000011DA 083900050002          BTST.B #5,IPRA   TIME DELAY ELAPSED?
159          000B
159 000011E2 67EC          BEQ.S TTST      NO. WAIT
160 000011E4 08B900050002          BCLR.B #5,IPRA   CLEAR INTERRUPT
161          000B
161 000011EC 4E75          TTST1 RTS

```



```

163          *
164          *
165          *      RECEIVE CHARACTER FROM TAPE INTO D0.B
166          *
167 000011EE 423900020019 TAPEIN CLR.B   TACR      STOP TIMER A
168 000011F4 4201          CLR.B   D1        CLEAR D1 FOR DATA
169 000011F6 083900050002 T10  BTST.B  #5,GPIP  WAIT FOR LOW
      0001
170 000011FE 66F6          BNE      T10
171 00001200 083900050002 T20  BTST.B  #5,GPIP  WAIT FOR HIGH
      0001
172 00001208 67F6          BEQ      T20
173          *
174          *      SYNCHRONIZE ON S CHARACTER
175          *
176          *      THIS ROUTINE LOOKS FOR AN ASCII 'S'
177          *      TO SYNCHRONIZE THE TAPE DATA
178          *
179 0000120A E301          TS      ASL.B   #1,D1
180 0000120C 6114          BSR.S   T30      GET BIT FROM TAPE
181 0000120E 0C010053      CMP.B   #'S',D1  S?
182 00001212 66F6          BNE.S   TS      NO, CONTINUE
183 00001214 1CC1          MOVE.B  D1,(A6)+
184          *
185          *      GET CHARACTER FROM TAPE
186          *
187 00001216 7202          GC      MOVEQ   #2,D1      SET STOP BIT
188 00001218 6108          GC10  BSR.S   T30      GET BIT FROM TAPE
189 0000121A E301          ASL.B   #1,D1      STOP IN CARRY?
190 0000121C 64FA          BCC.S   GC10      NO
191 0000121E 6102          BSR.S   T30      GET LAST BIT
192 00001220 4E75          RTS
193 00001222 13FC003B0002 T30  MOVE.B  #$3B,TADR  LOAD TIMER PRELOAD
      001F
194 0000122A 13FC00050002      MOVE.B  #5,TACR      START TIMER IN
      0019
195          *
196 00001232 6100FE1C      BSR      REFRESH  DIVIDE BY 64 MODE
197 00001236 083900050002 T40  BTST.B  #5,GPIP  FORCE REFRESH
      0001      WAIT FOR LOW
198 0000123E 66F6          BNE.S   T40
199 00001240 083900050002 T50  BTST.B  #5,GPIP  WAIT FOR HIGH
      0001
200 00001248 67F6          BEQ.S   T50
201 0000124A 423900020019 CLR.B   TACR      STOP TIMER
202          *
203 00001250 16390002001F      MOVE.B  TADR,D3  STORE MEASUREMENT
204 00001256 0C03001F      CMPI.B  #$1F,D3  LOGIC 1?
205 0000125A 6D02          BLT.S   T60      NO
206 0000125C 5201          ADDQ.B  #1,D1      STORE 1
207 0000125E 4E75          T60    RTS
208          *
209          *
210          *
211          END


```

***** TOTAL ERRORS 0--

***** TOTAL WARNINGS 0--

SYMBOL TABLE LISTING

SYMBOL NAME	SECT	VALUE	SYMBOL NAME	SECT	VALUE
AER		00020003	T20		00001200
BASE		00020000	T30		00001222
BREAK		00001150	T40		00001236
CHKBRK		00001144	T50		00001240
CTLW		00000017	T60		0000125E
CTLW9		00001142	TACR		00020019
CTLWH		00001136	TADR		0002001F
DDR		00020005	TAPE0		0000116C
GC		00001216	TAPE01		00001180
GC10		00001218	TAPE02		0000119C
GPIP		00020001	TAPEIN		000011EE
IERA		00020007	TBCR		0002001B
IMRA		00020013	TBDR		00020021
INCHNE		000010EE	TCDCR		0002001D
INIT		00001000	TCDR		00020023
IPRA		0002000B	TDDR		00020025
NOP		00004E71	TS		0000120A
OUTCH		0000110E	TSR		0002002D
REFRESH		00001050	TTST		000011D0
RF1		00001066	TTST1		000011EC
RFR2		000010E8	UCR		00020029
RSR		0002002B	UDR		0002002F
T10		000011F6	VR		00020017

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

**MOTOROLA Semiconductor Products Inc.**

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.